Abstract-Recent works have shown that the state-feedback decoupling of capacitor voltage allows for drastic bandwidth enlarging of current controllers for grid-forming converters in islanded microgrids. Furthermore, Smith predictor and lead compensation have been also proved as very effective implementations for compensating the controller delays. These features are key to fulfill demanding requirements in terms of voltage regulation in islanded applications. This work deepens in the discrete-time domain modeling and implementation issues of the above-mentioned techniques. A full discrete-time and sensitivity analyses reveal phenomena not properly modeled in previous works, which limits the performance: the presence of high-frequency oscillations due to discrete poles with negative real part. Subsequently, proper design countermeasures (i.e., limit bandwidth) are proposed. Discrete implementation of the voltage controller is also addressed, and design guidelines are provided. Experimental tests in accordance with the high demanding standards for uninterruptible power supply systems verify the theoretical analysis.
performance during steady-state and transient conditions, which, in practice, means to work with both wide bandwidth and stability margins. Poor dynamics of these regulators are responsible for degraded performance of the overall control system. Thus, effective control of voltage and current is mandatory to succeed in implementing the desired feature of each application. According to [1] , the following are desirable from any current or voltage regulator: 1) to achieve zero steady-state error; 2) accurately track the commanded reference during transients and reject any disturbance; 3) have a bandwidth as wider as possible; and 4) compensate for low-order harmonics.
One of the most widely used structure in the output of VSI is the LC filter. To improve the dynamic properties of the system (increased bandwidth and damping factor) multiloop or cascaded loops are used to control the system [2] . The idea is to use an inner current regulator with fast dynamics to compensate for input and harmonic load disturbances. Its reference input comes from the outer voltage loop, which is responsible for controlling the output voltage, and has lower dynamics as compared to the inner loop. The inductor current (i L ) [3] or capacitor current (i C ) [4] are the feedback variables used for the inner current loop. Using i C improves the disturbance rejection properties of the system. The main reason is that the load current (i o ) has a direct influence on this variable. However, using i C inherently does not provide overcurrent information. If i L is used overcurrent protection is easily implemented. Therefore, there is a tradeoff between both strategies. Another way to improve disturbance rejection is to use disturbance input decoupling also referred as load current feedforward strategy [5] .
Independently of the controller structure, the effect of delays and voltage coupling of the capacitor voltage and inductor current (output LC filters) should be carefully considered in the design stage [6] , [7] , [8] . Furthermore, no matter the variable used as feedback the control structure disturbance rejection properties will be directly affected by the controller bandwidth.
Even though substantial research has been done in systems with a strong electromotive force, e.g., grid connected and drives applications [9] , the isolated microgrid structure had not been discussed in depth, until some recent publications [7] , [8] , [10] . Overall, those works show that a state decoupling between the capacitor voltage and inductor current in VSI with LC output filter drastically improves the dynamics of the inner regulators, and hence, also permit an enlarging of outer loops. However, those analyses were done on the continuous time domain, which do not accurately describe the dynamics when the inner current bandwidth is well beyond one-tenth of the sampling frequency. The reason is the fact that the approximation used for the delay becomes inaccurate in the high frequency range, and this has substantial impact on the analysis of the control loops.
The aim of this paper is to extend previous works to fully describe the physical modeling and controller development in the z-domain. The goal is to provide new insights of the real behavior of very high bandwidth inner controllers and provide new design guidelines to address phenomena only identified in the discrete domain. Two structures based on a lead compensator structure and Smith predictor are considered as they are proved to be effective to enlarge the bandwidth of the inner current control. Subsequently, a sensitivity analysis is also performed to reveal the advantages and disadvantages of each technique. Considering a very high bandwidth inner current controller, a PR structure is considered for the voltage loop. A Nyquist-based design is provided and considers the previous current controller design. Discretization and implementation issues of the voltage loop antiwindup scheme are detailed. The antiwindup structure based on a feedback path is considered [6] . This technique allows the states to be driven by bounded signals in any condition, i.e., also during demanding transients, which represents a major advantage compared to conventional antiwindup implementations, e.g., the frozen or back-calculation schemes, as shown in [6] , [11] , [12] . However, a strictly proper implementation in the discrete domain of the PR controller should be derived. Otherwise, the feedback path introduces an algebraic loop, and the structure would not be feasible [13] . The derivation of the PR with feedback-based antiwindup is provided. Finally, the solutions proposed are verified experimentally according to the requirements imposed by IEC 62040 standard to uninterruptible power supply (UPS) systems.
Even though the techniques presented in this paper to enlarge the bandwidth of the inner current loop are applied to isolated microgrids, the same concepts can be applied to grid-connected microgrids [14] , [15] . In these applications, it is important that the current controller loop has enough bandwidth to provide the required current harmonic to the loads without attempting the voltage quality.
II. SYSTEM DESCRIPTION AND MOTIVATION
In isolated microgrids, the VSI is implemented with an LC filter at its output. In general, it operates in voltage control mode with the capacitor voltage and inductor currents being the controlled states. Inner current regulation is also a desired feature to provide dynamic peak limitation, especially in UPS applications [16] . In Fig. 1 , the block diagram including a threephase inverter with its regulators is presented. The aim of the inner current loop is to track the commands from the outer voltage loop and to ensure fast dynamic disturbance rejection within its bandwidth [17] .
The simplified block diagram of the closed-loop system is shown in Fig. 2 , where V and current vectors, respectively, and I oαβ is the output current vector, which acts, in general, as a disturbance to the system. In case the load could be modeled by a generic impedance, I oαβ would be directly related to the capacitor voltage [17] . L f and C f are the filter inductor and capacitor, respectively. R f is the equivalent series resistance of the inductor. G i (z) and G v (z) represent the current and voltage regulators transfer functions (TFs) in the discrete-time domain, respectively. There is one sample computation delay due to the implemented regular sampled symmetrical pulsewidth modulation (PWM) strategy [18] . G dec (z) is the TF related to the decoupling of the crosscoupling states, designed to compensate for the system delay within the current controller bandwidth, as proposed in [7] . The discrete-time model of the plant was developed in [8] . By using this model, the block diagram in the discrete-time domain is shown in Fig. 3 . The TFs of the plant model in discrete-time domain are given by (1) and (2), with T s being the controller sampling rate 
Even though this plant derivation has been detailed in [8] , and a partial study was performed in [10] , the controller analysis in the discrete-time domain is not fully described. This work reveals that a full discrete design and analysis show that a dominant oscillating pole could be identified in the following conditions.
1) The proportional gain is very large.
2) There is a mismatch between the estimated plant parameters and the real ones. This mismatch is more important in the case of Smith predictor. Furthermore, the system can become unstable for very high gains or mismatches among the real and estimated plant parameters. These results cannot be identified in the continuous-time domain analysis. Specifically, if the predicted delay used in the Smith predictor is bigger than twice the real one, the system becomes unstable.
III. CURRENT REGULATOR DESIGN
The main design objective for the current regulator is to achieve a large bandwidth f bw , in order to avoid interaction among cascaded loops, resulting in a reliable overall controller [19] . One fundamental difference between the design in continuous time domain and in the discrete-time domain is that in the former, in general, it is necessary to make an approximation of the delay introduced by the computation and PWM. A first-order Padé approximation is normally used. Depending on this approximation the resulted analysis can lead to wrong conclusions, since rational approximations of the delay are only accurate up to 0.2 times the sampling frequency; i.e., the approximation is valid only in a limited frequency range. On the other hand, in discrete-time domain the computation and PWM TFs are accurate up to the Nyquist frequency.
The system and current control parameters used both in the simulation and in laboratory tests are presented in Table I . A simple P controller is considered as regulator for the current loop, i.e., G i (z) = k pI . The main idea behind this decision is to simplify the implementation and achieve a high-bandwidth tuning of the inner loop. This design strategy is reasonable, since the main application objectives are expressed in terms of the outer loop variable: the capacitor voltage should be controlled in closed-loop with steady-state zero error for the fundamental and low-order harmonics (see Section IV). In Fig. 3 , the TF of the inner current loop is (3) . If the controlled states are not decoupled, i.e., G dec (z) = 0, (3) becomes (4). The dynamic performance of the system is made by neglecting I oαβ (z) in (4), i.e., by the analysis of the inner loop tracking performance.
By looking just at the command tracking features, the root locus for the inner current loop without voltage decoupling is shown in Fig. 4(a) . The system has low damping, and hence high overshoot. This is true whatever gain is selected. The highest damping that can be achieved is ξ CL = 0.257 for k pI = 6.35. And, the system becomes unstable for k pI > 14.7
To analyze the effect of decoupling the controlled states, voltage decoupling is considered. This corresponds to design G dec (z) in Fig. 3 as a lead-lag filter to compensate for one sample delay (100 μs) at the fundamental frequency (50 Hz) [7] . The resulting TF is shown in (5). This TF is valid if the output voltage has almost no low-order harmonics within its bandwidth. This is true only if the voltage regulator design is capable to eliminate the harmonics at this voltage. As will be 
shown later, with enough voltage regulator bandwidth this assumption is reasonable. Therefore, it is possible to conclude that the output voltage does not affect anymore the inner current loop. This results in an easier design of the controller, with better dynamics, and with a dynamic behavior that is not load sensitive. As shown in the root locus of Fig. 4(b) , for the same bandwidth as in Fig. 4(a) , the system achieves higher damping (less overshoot).
Even though the inner control loop achieves higher damping when the decoupling is done, the maximum achievable bandwidth is limited due to the delay introduced by the discrete time implementation. For example, for a bandwidth of 2570 Hz ( k pI = 14) the damping achieved is ξ CL = 0.1
It is possible to widen the system bandwidth and still achieve a reasonable damped closed-loop system by compensating the system delays. This can be achieved by means of 1) the lead compensator and 2) the Smith predictor. In principle, these strategies can be extended to other controllers.
A. Lead Compensator
By considering perfect decoupling (the state feedback decoupling path in Fig. 2 exactly cancels out the physical state feedback coupling) the structure of lead compensator, also referred to as "Delay prediction and Feedback" [2] , is shown in Fig. 5 . With this structure, it is possible to widen the inner loop bandwidth without decreasing the damping factor. The tuning solution obtained in the discrete-time domain provide the natural frequency (ω n ) and damping factor (ξ) The cutoff/bandwidth frequency (ω bω ) and phase margin (PM) can be obtained as follows [20] :
PM = a tan 2ξ
The closed-loop TF becomes
where The poles of this TF must satisfy the following relationship:
where p 1 , p 2 are the desired pole locations, defined as
Solving the system leads to
For the case ω n = 2π2400 rad/s and ξ CL = 0.707, the poles are located at p 1,2 = 0.166 ± j0.26, and bandwidth of the system is f bω = 3.1 kHz. The resulting root locus with the lead compensator gains k L = 0.5609 and k pI = 11.58 is shown in Fig. 6(a) . The poles are more on the left compared to the previous case, which means the system is faster.
The system is even faster when the controller is designed for a wider bandwidth, e.g., ω n = 2π3000 rad/s and ξ CL = 0.707. The resulting root locus with the lead compensator and the closed-loop poles for k L = 0.5609 and k pI = 14.15 are shown in Fig. 6(b) . It can be noticed that the theoretical one-to-tenth rule can be overcome in this specific application [11] .
The proposed technique provides a wider bandwidth for the same damping factor. For a bandwidth of 3 kHz the system with the lead compensator is much more damped ( ξ CL = 0.707) than the one without the lead compensator ( ξ CL = 0.12). Note that with the lead compensator the system becomes second order and the maximum achievable bandwidth occurs when the two closed-loop poles are located at the origin. Thus, the fastest system response is limited in two sampling times.
The sensitivity to changes in the physical plant parameters, i.e., the filter inductor L f and its equivalent series resistance R, is investigated (see Table I for the nominal values). The system is less sensitive to variations in R [see Fig. 7(a) ] than to changes in L f . The eigenvalue migration as the inductance value changes is shown in Fig. 7(b) . It can be noticed that for inductance values less than 0.9 mH (50% of the rated value -L f ,rated ) the system becomes unstable. 
B. Smith Predictor
The structure of a Smith predictor is shown in Fig. 8 . The basic idea is to build a parallel model, which cancels the system delay (modeled by the z −1 term in series with the plant). In this way, the design of the controller can be performed using the undelayed model of the plant.
The closed-loop FT of the block diagram of Fig. 8 is shown in (11)
IfG iv (z) = G iv (z), (11) simplifies to
Thus, the resulting TF of the system is of first order. The respective root locus is shown in Fig. 9 . For a system with ω n = 2π2400 rad/s the corresponding bandwidth of closedloop system is f bω = 3.1 kHz, the same obtained with the lead compensator. It is also observed that the gain of the controller k pI = 14.
Unlike the lead compensator method, the resulting system model with Smith predictor becomes first order when the estimated delay and system parameters are equal to the real ones (see root locus in Fig. 9) . Therefore, the fastest response is limited to only one sampling time (deadbeat) and is thus faster than with the lead compensator.
However, robustness issues must be considered with this method. If there is any model error, especially in the delay itself, the Smith predictor can degrade the system performance. These aspects are verified through sensitivity to changes in the values of the equivalent series resistance (R SP ), and in the inductance (L SP ) used in the Smith predictor. These analyses are presented in Fig. 10 . For both cases, two poles, one at the origin and the other at the right half-plane of the z plane, are canceled by zeros, and the resulting system is a the first order with a dominant pole in the real axis. This happens when the Smith predictor's estimated parameters are the same as the plant model (R SP = R, and L SP = L f ). However, when there is an error in the estimated parameters, the system becomes of third order.
For both R SP and L SP variations with respect to the rated values, the pole and zero in the unit circle move slightly to the left and because they remain very close to each other they do not influence the dynamics of the system. For variations of R SP , the displacement of the pole and zero at the origin is also very small. Thus, the dominant pole, which moves to the right, continues to determine the dynamics of the system, slowing it down as R SP increases. It can be stated that the system is robust against variations in R. In contrast, the pole and zero at the origin undergo large displacement for small variations of L f , as can be seen in Fig. 10(b) . For inductance values below 1 mH, the system becomes unstable, however, even for small decrease of L SP with respect to L f the pole at the origin moves to the left half plane. So, oscillation with half of switching frequency is expected. On the contrary, if L SP > L f , the pole at the origin moves to the right, and the system slows down in comparison to the case where the parameters used in the Smith predictor are equal to the real ones. Fig. 11 shows the step response for two different inductance values and for the same designed bandwidth. Note that the lower the estimated inductance value, L SP , with respect to the inductance of the plant model, L f , the greater will be the oscillation. As predicted, the oscillation frequency is half of the switching frequency. Therefore, the system is more sensitive to variations in the inductance L f than to variations in R. Fig. 12 shows the closed-loop zeros and poles migration for different values of the delay used in the Smith predictor (T d, SP ). When T d, SP = T s , the resulted system is first order (red x in the real axis). It is observed that as T d, SP is different from the system delay, the system order increases, and the closed-loop poles become complex, resulting in an oscillatory response during transients. For T d, SP = 0.5T s there are four poles: one at the origin, one at the unit circle, and two complex conjugate pair. The poles at the origin and at the unit circle cancel out with two zeros. The resulting complex conjugate pair dominates the response. For T d, SP > T s , the system becomes fifth order: one pole at the origin, one at the unit circle, two complex conjugate pair, and one in the real axis. The complex conjugate poles are in the left half z plane. Therefore, oscillation with half of the switching frequency is expected. The poles at the origin and at the unit circle cancel out with two zeros. The remaining dominant pole is more to the right, resulting in a slower response. Even though it is not shown in Fig. 12 , when T d, SP > 2T s the system becomes unstable.
IV. VOLTAGE CONTROLLER DESIGN
The voltage controller aims to provide zero steady-state error for the load voltage reference with an acceptable transient response (e.g., reference and load changes). A PR voltage controller with lead compensation is proposed
which after discretization becomes [using zero-order hold (ZOH)], unnumberd equation shown at the bottom of this page. The proportional gain k pV determines the bandwidth of the voltage regulator, and is designed for a bandwidth around 300 Hz. It is possible to achieve such a wide bandwidth because the inner current loop bandwidth can be increased by means of the lead compensator structure. Although there is no practical interaction between the loops due to wide separation in bandwidth, the tuning of the voltage loop did not consider the inner current loop as an ideal one.
Subsequently, the fundamental resonant gain is selected having into account the design rule (in S-domain)
The idea is to move the main zeros of the PR controller as far as possible from the right half-plane by identifying the critically damped solution for them.
Significantly lower gain is provided to the harmonic gains. Then, the phase-leading angles at each harmonic frequency ϕ h are set such that the trajectories of the open loop system on the Nyquist diagram, with the PR regulators tuned at the fundamental frequency, fifth and seventh harmonics, guarantee a sensitivity peak η higher than a threshold value [21] . In this work, the threshold has been set to η = 0.6 at no-load conditions. After calculating the phase-leading angles, the resonant gain at the fundamental frequency k iV ,1 can be slightly readjusted to have a fast response to changes in the fundamental component.
In Fig. 13 , the Nyquist diagram of the system in Fig. 2 with the parameters of Table II is shown. The sensitivity peak is almost equal to 0.8 at no-load condition with all the harmonic resonators activated. Considering the closest to the −1 point unit circle intersection, a cutoff frequency of 300 Hz with PM 47°also provides a reasonable estimation of the system relative stability. The natural frequency provides a good estimation of the system bandwidth [21] . There is no relevant difference between the Nyquist trajectories obtained in S-domain and Z-domain.
The harmonic resonant gains are selected to fulfill the requirements set by the IEC 62040 standard for UPS systems, without compromising stability.
V. ANTIWINDUP IMPLEMENTATION
As the voltage regulator bandwidth is relatively high in the proposed design, this implies that it is probably going to work in saturation. Therefore, an antiwindup scheme for the main resonant controller (i.e., the one at fundamental component) has been implemented. It should be noted that no antiwindup scheme is needed for the current loop since there is no state that potentially winds up. Several different implementations of antiwindup exist in the literature. The classical one for a PI controller is shown in Fig. 14(a) [11] , [12] . Similar approach was implemented in [22] for PR controllers, with a modified version implemented in [23] as shown in Fig. 14(b) .
Though these strategies prevent windup, their implementations are highly dependent on the choice of the gain k w . The bigger this gain is, the bigger its influence will be on the antiwindup strategy. However, if k w is set too high the controllers can become unstable once its output saturates. Therefore, its tuning methodology is, in general, implemented by "rules of thumb."
A more feasible approach to implement antiwindup strategy is shown in Fig. 15 [21] , with similar concepts presented in [24] . The basis of this strategy is that the states of the controller (feedback block in Fig. 15 ) are driven by the actual (i.e., constrained) plant input rather than the unconstrained controller error. As a result, the tuning of this antiwindup strategy is much easier, and is simply the definition of the saturation limits. In this application, this limit is just the maximum allowed current by the inverter.
According to [21] , the controller C(s) should be: 1) biproper, i.e., zero relative degree between the TF numerator and denominator; and 2) minimum phase. If this is the case, the controller can be split into a direct feedthrough term (C ∞ ) and a strictly proper TFC(s).
For the case of an ideal PR controller
In normal operation (u min <û(t) < u max ), the closed-loop TF (within the dotted line in Fig. 15 ) is equal to C(s). During saturation, the input to the controller states is bounded. Assuming that the controller in Fig. 15 is implemented in continuous time domain,C(s) is strictly proper and the feedback im-
∞ } is realizable. However, as the antiwindup scheme is implemented in the discrete-time domain, interesting issues arise. In general, the discrete-time implementation of the feedback path in normal operation (without the saturation block) takes the form in Fig. 16 . If b 0 = 0,C(z) is biproper, and implementation of the feedback path in Fig. 16 is not realizable (a physical algebraic loop arises). This can be directly related to the discretization method used forC(s).
A possibility to avoid the algebraic loop can be by using the discretization methods, i.e., the ZOH, forward Euler (FE), or zero-pole matching (ZPM), which guarantee b 0 = 0. However, the performance of the voltage controller is degraded if FE is used as the discretization method [25] (zero steady-state error is not achieved). This can be seen in Fig. 17 , where the frequency response ofC(z) is shown for these three discretization methods. The gain at the resonant frequency is no more infinite if FE is used as the discretization method. Therefore, ZOH was used for practical implementation because it produces a strictly properC(z) without degrade its performance.
By using ZOH, the gains of the voltage controller are calculated by (17) . By observing that most of the output voltage is related to the fundamental frequency it is not necessary to use antiwindup for the harmonic controllers.
VI. EXPERIMENTAL RESULTS
The power system of Fig. 1 was tested to check the theoretical analysis presented. For this purpose, a low-scale test-bed has been built using a Danfoss 2.2 kW converter, driven by a dSpace DS1006 platform. The LC filter parameters and operational information are presented in Table I . In all the tests, the voltage decoupling is performed as shown in Fig. 2 .
A. Current Regulator Tests
To compare the proportional controller with/without lead compensator schemes in terms of dynamic response, a step change of the inductor current is performed. To achieve approximately zero steady-state error with different control structures, the reference is multiplied by a constant (Irefgain). This procedure compensates for the reduced gain of the current closed-loop TF. It should be noted that the dynamics of the system with the current loop only, i.e., voltage loop disabled, and current reference generated manually, is not affected by this gain, which is also significantly lower as the bandwidth is widened. For the system with the proportional gain only (see Fig. 5 without the lead compensator), the step response is degraded as k pI is increased (see Fig. 18 ). This result also shows that due to additional losses the system setup has more damping than expected. In Fig. 19 , the step response is even less damped and more oscillatory for k pI = 16.82. From these results, it is clear that the effect of system delays limits the achievable bandwidth.
If the control structure with a lead compensator is used (see Fig. 5 ), the bandwidth can be widened in comparison to the case with just the proportional controller for the same k pI value, without degrading the dynamic performance. The step response for ω n = 2π2000 rad/s, i.e., k pI = 11.56, is less oscillatory, as shown in Fig. 20 . As the proportional gain is designed to achieve ω n = 2π3000π rad/s, i.e., k pI = 16.82 (see Fig. 21 ), the step response is more damped than the one in Fig. 19 . The result showed in Fig. 21 represents the maximum achievable bandwidth for the case with the lead compensator, which corresponds to deadbeat case (two sample periods for a second-order system). It must be noted that the switching ripple due to the PWM strategy does not degrade the current loop response even with the high current controller gain. The reason is that synchronous sampling was used in the measurements [8] .
If the Smith predictor is used, then the system can be even faster than the case with the lead compensator. As predicted in the simulation analysis whenever the system parameters and predicted delay are equal to the model parameters, the best performance that can be achieved with the Smith predictor is deadbeat (one sample) as compared to two samples in the case with the lead compensator. This result can be seen in Fig. 22 .
The Smith predictor is almost insensitive to changes in resistance. Therefore, just the sensitivity to changes in the predicted values of the inductance (L SP ) and computation delay (T d,SP ) was verified. For this purpose, the predicted inductor value L SP was set at 1.5 times the rated value [see Fig. 23(a) ]. Even with huge variations in this parameter, the step response has an acceptable behavior. As expected, the effect of increase in L SP with respect to the real inductance slows down the system response. The predicted computation delay T d,SP was changed to 0.5T s and 1.5T s , as can be seen in Fig. 23(b) and (c). The system becomes more oscillatory during transients, in particular if T d,SP is higher than the real computation delay. For delay T d,SP = 1.5T s , it can be seen that the oscillation frequency is half of the switching frequency as it was concluded in the simulation analysis.
B. Voltage Regulator Tests
The following results (see Figs. 24-28 ) regarding the voltage loop are obtained with voltage decoupling, P controller as current regulator, Smith predictor, and the antiwindup scheme proposed in the previous section. The parameters of the system are presented in Table I . A diode bridge rectifier with an LC output filter supplying a resistive load is used as nonlinear load. Its parameters are presented in Table I . A 100% nonlinear step load change is performed with the harmonic compensators (HCs) tuned at fifth and seventh harmonics (see Fig. 24 ). The results obtained are compared to the envelope of the voltage deviation v dev as reported in the IEC 62040-3 standard for UPS systems (see Fig. 25 ). It can be seen that the system reaches steady state in less than half a cycle after the load step change. The dynamic response is within the limits imposed by the standard. For linear step load changes the results are better, even with just the fundamental voltage controller (HCs are not necessary for linear loads).
To confirm the effectiveness of the proposed design, a 100% nonlinear unbalance (one phase open at the input of the diode bridge rectifier) step load change is performed, using just the fundamental HC at the voltage controller. The response is again in the boundaries imposed to linear loads [see Fig. 26(a) ]. The FFT results in Fig. 26(b) show the harmonic content at steady state. A very good mitigation of the third harmonic component is shown, even with just the resonator tuned at the fundamental frequency. These results show the benefits of widening the bandwidth for the voltage loop, which can be achieved with the design of the inner current loop based on Smith predictor. The effects of the antiwindup scheme are shown in Figs. 27 and 28. As the antiwindup scheme is implemented, a step change of the reference voltage results in a less oscillatory response.
VII. CONCLUSION
The proposed work deepens on the discrete implementation of high-performance controllers for islanded microgrids and UPS applications.
It is shown how both the lead compensator and Smith predictor are very suitable to enhance bandwidth and increase damping: in nominal conditions, it is possible to achieve deadbeat response with two sample periods for the case of the lead compensator and one sample period for the case of the Smith predictor. However, the Smith predictor is more sensitive to the parameters of the system, especially the computation delay. The sensitivity analysis in the discrete-time domain reveals that oscillation with half of the switching frequency or even instability is prone to occur if there is a mismatch among the real and the estimated parameters used in the implementation. The best tradeoff solution has been found to be the implementation with the Smith predictor as the computation delay in microcontrollers is accurately estimated. Subsequently, a PR controller for the voltage loop is obtained. As the bandwidth of the voltage loop is widened, an antiwindup scheme is considered to improve the robustness in the response to load transients. The proposed design in the discrete-time domain avoids algebraic loops, which could arise depending on the discretization method. The theoretical approaches have been verified by experimental results. Specific requirements set by the IEC 62040-3 standard for UPS systems have been validated by laboratory tests, which prove the suitability of the proposed solutions.
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